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Abstract: In this paper a Full-Bridge Converter (FBC) for bidirectional power transfer is presented.
The proposed FBC is an isolated DC-DC bidirectional converter, connected to a double voltage
source—a voltage bus on one side and a Stack of Super-Capacitors (SOSC) on the other side.
The control law aims at the regulation either of the bus current (when the load requires power) or
of the SOSC current (when the stack requires a recharge). Analysis and design of the proposed
FBC are discussed. A Phase Shift Modulation (PSM) scheme is proposed, along with an improved
modulation variant for the efficiency optimization, through a proper reduction of the transformer
power losses. The realized prototype, compliant with automotive applications, is presented and
experimental results are highlighted. The target power level is 2 kW.
Keywords: full-bridge converter; phase shift modulation; supercapacitors; isolated DC-DC
bidirectional converter
1. Introduction
Energy Storage Systems allow the durable collection of electrical energy arising from different sources.
With respect to the electrical grid, alternative ways of obtaining power are renewable sources and energy
harvesting [1–3]. As far as storage systems are concerned, their hybridization is gathering momentum in
several fields, such as automotive or aerospace, due to the opportunity to integrate different features in the
same storage system. Among the possible electrical storage elements, batteries and supercapacitors offer
significant benefits in terms of energy density and power density respectively, so that their combination can
lead to improvements in terms of total cost and efficiency [4–9]. Investigation of possible power system
architectures and power converter topologies in order to properly manage the electrical energy inside a
hybrid storage system is therefore an attractive research topic [10–12].
According to specific application and power level, different types of power system architectures are
possible. A common DC voltage bus is generally used to supply the existing loads and this bus could be
either directly connected to a battery or connected to it through a DC-DC converter. The supercapacitor
instead shall be properly managed in order to supply the load or to recharge the battery itself—a
bidirectional DC-DC converter can be used for this purpose. The mentioned DC-DC bidirectional
converter shall be able to control the charge/discharge of the supercapacitor from/to the bus.
State of art and future trends concerning DC-DC converters for automotive applications are widely
provided in Reference [13], whereas different investigations on DC-DC bidirectional converters for both
supercapacitors and battery charging applications are provided in References [14–17], with particular
focus on reliability, ease of control, sizing and robustness. Due to the potentially high voltage range of
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a stack of supercapacitors, proper DC-DC converter architectures could be used—in References [18–21]
high-voltage-ratio topologies are described, feasible for several applications such as automotive, DC
microgrids and renewable energy sources. At the same time, such high voltage levels could suggest
the use of galvanic isolation in order to guarantee safety—in References [22–27] different applications
of isolated DC-DC converters for energy storage management are reported.
In this paper, an insulated DC-DC bidirectional converter is proposed for the management of a
hybrid storage system based on battery and supercapacitor. The proposed topology is a full-bridge
converter (FBC), which has been realized and experimentally tested with two DC sources emulating a
Stack Of Supercapacitors (SOSC) whose maximum voltage is 70 V and a 28 V bus. The rated power
level is 2 kW. In order to avoid expensive clamping networks and maintain a high efficiency target,
the conventional Phase Shift Modulation (PSM) has been modified through a novel variant aiming at
reducing undesirable voltage spikes.
The proposed power converter could find its application whenever a battery-supercapacitor
hybrid storage system is present—the battery provides average power, whereas the supercapacitance
is able to provide the peak power pulses. Typical application examples of power system architectures
are those inside an Electric Vehicle (EV), based on an automotive DC voltage bus or inside a space
launcher, based on an avionic DC voltage bus.
This paper is organized as follows—Section 2 provides a description of the proposed power
system architecture and analyzes the proposed bidirectional DC-DC converter; Section 3 focuses on
the Full Bridge converter design, accordingly, comparing different modulation strategies; Section 4
reports experimental results concerning a Full Bridge converter prototype, able to transfer a 2 kW
power; in Section 5 conclusions are given.
2. Analysis of the Full Bridge Converter (FBC)
The aim of the proposed DC-DC converter is to manage the energy flow between two energy
sources, being in the specific case a Stack Of Supercapacitors (SOSC) and a DC voltage bus, as highlighted
in Figure 1, showing the power system architecture. A typical current profile, required from the bus
section, is highlighted as well: the positive current values correspond to a SOSC discharge, whereas
the negative ones correspond to a SOSC recharge. The maximum required current value is 70 A, which
is equivalent to a maximum rated power of 2 kW for a nominal DC bus voltage equal to 28 V.
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2.1. Energy Sources Model
The SOSC voltage lies in the range 35 V–70 V, whereas the nominal DC bus voltage is 28 V.
In Table 1 the SOSC parameters and voltage range are reported, where CSOSC and RSOSC are the SOSC
equivalent capacitance and resistance. The reported values arise from the considered specific stack,
which is supposed to be a 26s11p (26 series–11 parallel) connection of 2.7 V 10 F 35 mΩ ultracapacitor
cells (Maxwell Technologies, San Diego, CA, USA).
Table 1. Stack of Super-Capacitors (SOSC) parameters and voltage range.
CSOSC RSOSC Vmin Vmax
4 F 70 mΩ 35 V 70 V
Being equal to the product between CSOSC and RSOSC, the SOSC charge/discharge time constant is
equivalent to hundreds of ms, so that the SOSC can be considered as a DC power source with respect
to a converter switching frequency in the order of tens-of-kHz. For this reason the proposed converter
can be analyzed and designed as an actual DC-DC converter.
In Table 2 the DC bus specifications concerning the voltage level are reported.
Table 2. DC bus voltage minimum, nominal and maximum level.
Vmin Vnom Vmaz
24 V 28 V 32 V
2.2. Full Bridge Converter Analysis
In Figure 2, the schematic of the proposed Full Bridge Converter (FBC) is shown. The FBC is an
insulated topology, featuring a transformer between the sections connected to the DC voltages V1 and
V2, representing the SOSC and the bus respectively. As far as the transformer is concerned, L1 and Lm
are the equivalent primary leakage and magnetizing inductances respectively, whereas n:m is the turns
ratio. Each of the H-bridges in the primary and in the secondary side of the transformer consists of
four switches, in this specific case four enhancement n-channel MOSFETs—the primary side H-bridge
consists of M1-M2-M3-M4, whereas the secondary side one consists of M5-M6-M7-M8. In this network
therefore energy can flow in both directions, either from V1 to V2 or from V2 to V1—in the first case
the primary H-bridge acts as an inverter and the secondary one as a rectifier, in the second case the
H-bridges play the opposite roles.
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If a voltage source is connected to V1 port and a load is connected to V2 port, the proposed
converter implements a step-down operation.
Electronics 2020, 9, 724 4 of 16
The primary and secondary H-bridges can therefore be referenced as High-Side Bridge (HSBridge)
and Low-Side Bridge (LSBridge).
L2 is the converter inductor, placed in series with the LSBridge.
2.3. Possible Modulation Techniques
Two possible modulation schemes have been investigated on the proposed FBC, as shown in
Figures 3 and 4, Vgn being the logic level applied to the gate-source voltage of the MOSFET Mn—the
Pulse Width Modulation (PWM) and the Phase Shift Modulation (PSM).
Figure 3 shows the PWM scheme—M1 and M4 gate signals are in phase, as well as M2 and M3 gate
signals and a phase difference occurs between the diagonals M1–M4 and M2–M3; the secondary-side
gate signals are obtained by logical negation (NOT) of the primary-side signals, as highlighted in the
figure. The on-time of each HSBridge switch is DTs, where D is the duty-cycle and Ts the switching
period, being the duty-cycle limited to less than 50% in order to avoid short-circuit at the primary side.Electronics 2019, 8, x FOR PEER REVIEW 5 of 18 
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As highlighted by the modes of operation, if D goes higher than 50%, the time windows T2 and
T4, corresponding to the L2 discharge towards short circuit, would be deleted, thus avoiding a proper
converter working; moreover, the time windows T1 and T3 would be in overlap, thus leading to an
undesirable short circuit on V1.
Figure 4 shows the PSM scheme—M1 and M2 are always in phase opposition, as well as M3 and
M4; a phase difference, corresponding to the duty-cycle D, occurs between them. The PWM, therefore,
is converted into a phase shift modulation.
At the same way as in the PWM, the duty-cycle D is limited to less than 50% in order to avoid
open-circuit at the secondary side, which could lead to voltage spikes due to the inductance L2.
Electronics 2019, 8, x FOR PEER REVIEW 6 of 18 
 
 
(a) 
 
(b) 
Figure 4. Phase Shift Modulation (PSM) case: (a) gate signals; (b) modes of operation. 
As highlighted by the modes of operation, if D goes higher than 50%, the time windows T2 and 
T4, corresponding to the L2 discharge towards short circuit, would be deleted, thus avoiding a proper 
converter working, such as in the PWM mode; moreover, the time windows T1 and T3 would be in 
overlap, thus leading to an undesirable open circuit on L2. 
The PSM scheme has been preferred to the PWM, since the PWM scheme involves higher 
switching power losses, due to the Zero Voltage Switching (ZVS) condition which is reached in the 
PSM. 
The proposed converter aims at the regulation of the power in terms of both amount and 
direction. 
Figure 4. Phase Shift Modulation (PSM) case: (a) gate signals; (b) modes of operation.
Electronics 2020, 9, 724 6 of 16
As highlighted by the modes of operation, if D goes higher than 50%, the time windows T2 and
T4, corresponding to the L2 discharge towards short circuit, would be deleted, thus avoiding a proper
converter working, such as in the PWM mode; moreover, the time windows T1 and T3 would be in
overlap, thus leading to an undesirable open circuit on L2.
The PSM scheme has been preferred to the PWM, since the PWM scheme involves higher switching
power losses, due to the Zero Voltage Switching (ZVS) condition which is reached in the PSM.
The proposed converter aims at the regulation of the power in terms of both amount and direction.
Considering that V1 and V2 are two DC voltage sources—a Stack Of Supercapacitors and a DC
bus respectively—the power regulation is therefore consisting in a current regulation.
3. Design and Modulation Strategies for the Proposed Converter
3.1. Choice of the n:m Transformer Ratio
In a conventional full-bridge converter, with a resistive load at its output, the ratio of the output
voltage V2 to the input voltage V1 is equal to:
V2
V1
=
2mD
n
. (1)
This means that for the designed power converter, where voltage sources are applied at both ports
(the V1 SOSC source at the input and the V2 bus source at the output), this condition corresponds to a
“current balance,” meaning that no DC current is flowing.
In order to produce a current flow, this condition shall be modified. If the SOSC has to discharge
into the bus, the duty-cycle, representing the control parameter, shall be increased towards the
maximum limit, that is D = 0.5.
The most critical condition is represented by the minimum voltage difference between SOSC and
bus, that is when the SOSC is at its minimum voltage (V1 = 35 V) and the bus is at its maximum voltage
(V2 = 32 V). In this condition, the V2-to-V1 ratio is at its maximum value, so that, considering that
D must be less than 0.5, the secondary-to-primary ratio m:n shall be higher than 1 according to (1),
especially considering the case of a positive bus current I2. For this reason, the selected n and m have
been chosen according to the following ratio:
n : m = 2 : 3. (2)
A higher-than-1 turns ratio is even more required considering the voltage drop in the primary
side, due to the RSOSC, possibly leading the voltage V1 from 35 V to less than 32 V and all the voltage
drops concerning the different components.
If the leakage inductance effect is neglected, the L2 average current IL2,av, corresponding to the
bus current, is the following:
IL2,av =
2mnDV1 −V2
Req +
(
2mnD
)2
Rbosc
= I2, (3)
where Req refers to all the resistive losses in the converter.
3.2. Modulation Strategies
In Figure 5, all the eight gate signals in the case of the previously described Phase Shift Modulation
(PSM) are shown in simulation.
As expected by the modulation law and highlighted by the figure, each LSbridge gate signal event
is simultaneous with an HSbridge gate signal event.
Electronics 2020, 9, 724 7 of 16
Electronics 2019, 8, x FOR PEER REVIEW 8 of 18 
 
 
Figure 5. Gate signals in conventional PSM. 
In Figure 6, the resulting secondary-side waveforms are highlighted, where VL2 is the voltage at 
the output of the LSbridge and Ts is the switching period. 
The considered case concerns the SOSC recharge, that is when I2 is negative and IL2,av as well. In 
this case, IL2 is divided into the drain-source currents of M5 and M7. Every Ts/2, whenever Vg5–Vg8 
or Vg6–Vg7 goes low, that is when M5 or M7 is opened, there is no conduction path through the 
opened MOSFET, due to the reverse direction of the MOSFET-connected diode. Therefore, if before 
the switch opening the drain-source current on the other switch was negative, a voltage spike on VL2 
is provoked since the inductor energy is not free to circulate. This is better highlighted in Figure 7. 
A useless energy waste is therefore shown in case of energy flow from V2 to V1 with the 
conventional PSM. 
 
Figure 6. Secondary-side waveforms for the conventional PSM. 
Fig re 5. ate signals in conventional S .
, t r s lti sec ary-si e avefor s are highlighted, where VL2
i s
r s t e S SC recharge, that is when I2 is negative and IL2,av as well.
In this case, IL2 is divi ed into the drain-source currents of M5 and 7. Every Ts/2,
, i i , t i c i
SFET, due to the reverse direction of the MOSFET-connect d dio e. Therefore, if be or th
switch opening the drain-source current o the other switch was negative, a voltage spike on VL2 is
prov ked since the inductor en rgy is not free to cir ulate. This is bett r highlighted in Figure 7.
i t r f s i case of energy flow from V2 to V1
.
Electronics 2019, 8, x FOR PEER REVIEW 8 of 18 
 
 
Figure 5. Gate signals in conventional PSM. 
In Figure 6, the resulting secondary-s de wavefo ms are highlighted, where VL2 is the voltage at 
the output of the LSbridge and Ts is the switching period. 
The considered case concerns the SOSC recharge, that is when I2 is negative and IL2,av as well. In 
this case, IL2 is divided into the drain-source currents of M5 and M7. Every Ts/2, whenever Vg5–Vg8 
or Vg6–Vg7 goes low, that is when M5 or M7 is opened, there is no conduction path through the 
opened MOSFET, due to the reverse direction of the MOSFET-connected diode. Therefore, if before 
the switch opening the drain-source current on the other switch was negative, a voltage spike on VL2 
is provoked since the inductor energy is not free to circulate. This is better highlighted in Figure 7. 
A useless energy waste is therefore shown in case of energy flow from V2 to V1 with the 
conventional PSM. 
 
Figure 6. Secondary-side waveforms for the conventional PSM. Figure 6. Secondary-side f r s for the conventional PSM.
Electronics 2020, 9, 724 8 of 16
Electronics 2019, 8, x FOR PEER REVIEW 9 of 18 
 
 
Figure 7. Zoom on the secondary-side waveforms for the conventional PSM. 
In order to avoid the mentioned voltage spikes, thus avoiding to limit the overall power system 
efficiency or to add an expensive clamping network, an improved modulation strategy is proposed 
in the following. 
In Figure 8 the gate signals concerning the proposed modified Phase Shift Modulation (PSM) are 
shown in simulation. 
 
Figure 8. Gate signals in modified PSM. 
The aim of the improved control law is to open M5–M8 (M6–M7) when the drain-source current 
on M6–M7 (M5–M8) is positive (negative), that is when iac2 is positive (negative). In order to reach 
this goal, the positive events of Vgn concerning the LSbridge are anticipated by a time window, 
referenced as Td, so that iac2 has the time to reverse its sign. 
In Figure 9, the resulting secondary-side waveforms are highlighted—this time VL2 presents the 
ideal shape, as better highlighted by Figure 10. 
Figure 7. Zoom on the secondary-si e aveforms for the conventional PSM.
In order to avoid the mentioned voltage spi , t s avoiding to limit the overall power system
effici ncy or to add n exp nsive clamping network, an improve lation strategy is proposed in
the following.
In Figure 8 the gate signals concerning the proposed modified Phase Shift Modulation (PSM) are
shown in simulation.
Electronics 2019, 8, x FOR PEER REVIEW 9 of 18 
 
 
Figure 7. Zoom on the secondary-side waveforms for the conventional PSM. 
In order to avoid the mentioned voltage spikes, thus avoiding to limit the overall power system 
efficiency or to add an expensive clamping network, an improved modulation strategy is proposed 
in the following. 
In Figure 8 the gate signals concerning the proposed modified Phase Shift Modulation (PSM) are 
shown in simulation. 
 
Figure 8. Gate signals in modified PSM. 
The aim of the improved control law is to open M5–M8 (M6–M7) when the drain-source current 
on M6–M7 (M5–M8) is positive (negative), that is when iac2 is positive (negative). In order to reach 
this goal, the positive events of Vgn concerning the LSbridge are anticipated by a time window, 
referenced as Td, so that iac2 has the time to reverse its sign. 
In Figure 9, the resulting secondary-side waveforms are highlighted—this time VL2 presents the 
ideal shape, as better highlighted by Figure 10. 
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The aim of the improved control l w is to open M5–M8 (M6–M7) when the drain-sourc urrent
on M6–M7 (M5–M8) is positive (negative), that is when iac2 is positive (negative). In order to reach this
goal, the positive events of Vgn concerning the LSbridge are anticipated by a time window, referenced
as Td, so that iac2 has the time to reverse its sign.
In Figure 9, the resulting secondary-side waveforms are highlighted—this time VL2 presents the
ideal shape, as better highlighted by Figure 10.
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4. Experimental Tests
A FBC has been realized aiming at a 2 kW power target and compliant with the specifications
concerning the DC voltage sources and the current requirements. The mounted converter consists of
the following parts—the power board, including the actual FBC, filtering networks, protection switches
and transducers for telemetries; a control board, including signal conditioning, input/output interfaces,
controller and gate signals generation; an auxiliary power supply, including power converters to
generate all internal supply lines; a mechanical frame/heatsink for thermal dissipation. The control
loop aims at the regulation of the bus current value according to its desired value and it has been
entirely implemented through analog components.
In Figure 11 the prototypal breadboard is shown. Auxiliary power supply board and control
board on the bottom-left corner and bottom-right position can be noted.
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4.2. Reactive Components Realization
As far as the used capacitors are concerned, Multi-Layer Ceramic Capacitances (MLCC) are
preferred to provide the highest frequency current peaks, since MLCC present equivalent impedances
with higher cut frequencies with respect to the electrolytic and Metallized Polyester (PET) ones, which
instead contribute to the rms component of the pulsed currents.
The magnetic components with pulsed currents in the tens of A range (the converter inductor L2
and the transformer) have been implemented with EE-type-cores. For the transformer, two magnetic
structures have been used, as highlighted by the figure. Copper foils have been used for the windings
and multiple wires for the connections with the PCB, in order to have a large current capability.
The material used for the transformer cores is 3C95, a power ferrite with high saturation levels and low
losses. For L2 a powder core with distributed air gap is used, whose material is Kool Mµ® 40 from
(Magnetics, Phoenix, AZ, USA).
In Tables 4 and 5 the main characteristics of the designed and realized transformer and L2 are
respectively reported.
Table 4. Characteristics of the realized transformer.
Core Material n m Measured Lm Measured L1
EE80/38/20 3C95 4 6 60 µH 140 nH
Table 5. Characteristics of the realized inductor.
Core Material Turns Measured L2
00K7228E040 Kool Mµ® 40 13.5 24 µH
In Table 6, the values of the selected converter switching frequency fsw and reactive components
are reported.
For filtering inductors, with DC currents and small ripple, toroidal powder cores are used, with
multi-wire windings. The used toroidal core materials are MolyPermalloy Powder (MPP) and High
Flux (Magnetics, Phoenix, AZ, USA).
Table 6. Selected values of switching frequency and reactive components for the designed converter.
Parameter Value
fsw 50 kHz
L2 24 µH
C1 130 µF
C2 200 µH
The choice of Lm is based on specifications concerning the desired magnetizing current, whereas
the reactive elements selection is based on specifications concerning the desired current ripple at the
input and output sections. Details regarding these specifications are beyond the purpose of this paper.
4.3. Experimental Setup
A schematic of the test setup, proposed for full power (2 kW) transfer, is shown in Figure 12.
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Figure 12. Schematic of the test setup.
Each side (SOSC or bus) is e ulated by a 1Q (One Quadrant) Power Supply Stack—PS1 and
PS2 for and bus respectively— nd a Load Stack, so that a bi-directional power flow can be
tested—when the power fl ws from the SOSC to the bus, PS1 provides the required energy to the
bus-side Lo d Stack; when the p er flows from the bus to the S , th SOSC-side Load Stack
adsorbs energy arising from PS2.
In order to avoid a negative current flowing through the power supplies, a protection diode is
used between the supply and the load. Therefore, 2 protection diodes are used, one on the SOSC side
and one on the bus side. Each of them is able to withstand a maximum 200 A current, considering that
a maximum 70 A current is supposed to flow in the converter and a maximum 80 A current is needed
to continuously supply the Passive Loads. Therefore, in order to guarantee that both the protection
diodes are continuously polarized in direct way, a inimum direct current (supposed to be equal to
5 A) shall flow through ach of them. Some Passive Loads are needed for this purpose, in order to
guarantee the required power absorption.
4.3.1. SOSC-Side Setup
The goal of the SOSC test setup is to guarantee—(35 V–70 V) voltage range; (−2 kW–+2 kW)
power range. The SOSC-side Power Supply (PS1) Stack can provide a total maximum power of 5.1 kW.
The SOSC-side Load Stack consists of an Active Load (AL1) and a Passive Load (PL1), for a total
maximum power of 3.11 kW.
4.3.2. Bus-Side Setup
The goal of the bus test setup is to guarantee—(24 V–32 V) voltage range; (−2 kW–+2 kW)
power range. The bus-side Power Supply (PS2) Stack can provide a total maximum power of 6 kW.
The bus-side Load Stack consists of an Active Load (AL2) and a Passive Load (PL2), for a total maximum
power of 2.51 kW.
4.4. Experimental Results
In Figure 13 a picture of the arranged test setup is shown, along with the highlighted parts.
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Figure 13. The arranged test setup.
The improved PSM was implemented for the built prototype. The proper behavior of the
converter is shown in Figure 14, showing the proper bus current response to a square wave command.
The transduction factor in the command and monitoring signals is equal to 1 V/10% of full power,
where “full power” corresponds to a 70 A bus current. Therefore, the image refers to a step between
two levels corresponding to about 70% of the full negative power (during the SOSC recharge) and of the
full positive power (du i g the SOSC discharge). There are no overshoot phenomena in the transients.
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Figure 14. The proposed behavior of the bus current (in light blue), as experimentally tested,
corresponding to a given power profile (in blue). For the monitoring signal (light blues) and the
command signal (blue) 1 V is equivalent to the 10% of the full power.
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Figures 15 and 16 show a zoom of the positive and negative transients respectively. Response
time is compliant with the requirements, according to typical applications where 100 ms maximum
response times are allowed. A further improvement of the response time is possible through a slight
refinement of the control loop
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5. Conclusions
In this paper, an insulated bidirectional DC-DC converter for the management of a storage
system is proposed. Electrical Storage Systems find different possible application fields—automotive,
zero-energy buildings, aerospace and so forth. The described topology is a Full-Bridge Converter (FBC),
connected to a double voltage source—a voltage bus on one side and a Stack of Super-Capacitors (SOSC)
on the other side. Analysis, design and modulation strategies of the proposed FBC are discussed.
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An improved modulation strategy has been proposed by authors, aiming at avoiding expensive
clamping networks and at the power losses reduction. A 2 kW converter prototype, including also
control and auxiliary power supply boards and compliant with automotive applications, has been
realized and the related experimental results have been presented as well, proving the proper behavior
of the converter.
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